Masselos Kostas

Κωνσταντίνος Μασσέλος

Τμήμα Επιστήμης και Τεχνολογίας Υπολογιστών

Πανεπιστήμιο Πελοποννήσου

Τέρμα Καραϊσκάκη, 22100, Τρίπολη

Τηλ.: +30 2710 372213, Fax: +30 2710 372160

email: kmas@uop.gr



ΣΠΟΥΔΕΣ

ΕΠΑΓΓΕΛΜΑΤΙΚΗ ΕΜΠΕΙΡΙΑ

ΑΛΛΕΣ ΕΠΑΓΓΕΛΜΑΤΙΚΕΣ ΔΡΑΣΤΗΡΙΟΤΗΤΕΣ

ΔΙΟΙΚΗΤΙΚΗ ΕΜΠΕΙΡΙΑ

ΠΡΟΣΕΛΚΥΣΗ ΧΡΗΜΑΤΟΔΟΤΗΣΗΣ

Ερευνητικά έργα

Αναπτυξιακά έργα

Κύρια συμμετοχή στην προετοιμασία περίπου 50 προτάσεων ερευνητικής και αναπτυξιακής χρηματοδότησης από τον Ιανουάριο 1996.

ΠΡΟΣΚΕΚΛΗΜΕΝΟΣ ΟΜΙΛΗΤΗΣ

TUTORIALS

GUEST EDITOR

ΜΕΛΟΣ ΟΡΓΑΝΩΤΙΚΗΣ ΕΠΙΤΡΟΠΗΣ ΣΥΝΕΔΡΙΩΝ

ΜΕΛΟΣ ΕΠΙΤΡΟΠΗΣ ΠΡΟΓΡΑΜΜΑΤΟΣ ΣΥΝΕΔΡΙΩΝ

ΚΡΙΤΗΣ ΓΙΑ ΔΙΕΘΝΗ ΠΕΡΙΟΔΙΚΑ ΚΑΙ ΣΥΝΕΔΡΙΑ

ΜΕΛΟΣ ΕΠΑΓΓΕΛΜΑΤΙΚΩΝ ΟΡΓΑΝΩΣΕΩΝ

ΔΙΔΑΚΤΙΚΗ ΕΜΠΕΙΡΙΑ

ΑΚΑΔΗΜΑΪΚΗ ΕΠΙΒΛΕΨΗ

ΑΡΘΡΑ ΣΕ ΠΕΡΙΟΔΙΚΑ ΜΕ ΚΡΙΤΕΣ

[J30] Timo Stripf, Oliver Oey, Thomas Bruckschloegl, Juergen Becker, Gerard Rauwerda, Kim Sunesen, George Goulas, Panayiotis Alefragis, Nikolaos S. Voros, Steven Derrien, Olivier Sentieys, Nikolaos Kavvadias, Grigoris Dimitroulakos, Kostas Masselos, Dimitrios Kritharidis, Nikolaos Mitas, Thomas Perschke, “Compiling Scilab To High Performance Embedded Multicore Systems”, Elsevier, Microprocessors and Microsystems: Embedded Hardware Design (MICPRO)

[J29] Q. Liu, G. Constantinides, K. Masselos, P. Y. K. Cheung, “Compiling C-like Languages to FPGA Hardware: Some Novel Approaches Targeting Data Memory Organisation”, The Computer Journal, Oxford Journals, Oxford University Press on behalf of The British Computer Society, doi:10.1093/comjnl/bxp020

[J28] Q. Liu, G. Constantinides, K. Masselos, P. Y. K. Cheung, “Data Reuse Exploration under an on-chip Memory Constraint for Low Power FPGA-based Systems”, IET Computers and Digital Techniques, vol 3, No 3, pp. 235-246, May 2009.

[J27] Q. Liu, G. Constantinides, K. Masselos, P. Y. K. Cheung, “Combining Data Reuse With Data-Level Parallelization for FPGA Targeted Hardware Compilation: a Geometric Programming Framework”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Vol. 28, No. 3, pp. 305-315, March 2009.

[J26] K. Turkington, G. Constantinides, K. Masselos, P. Y. K. Cheung, “Outer Loop Pipelining in FPGAs”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, special issue on Application Specific Processors, Vol. 16, No. 10, pp. 1268-1280, October 2008.

[J25] M. Angelopoulou, K. Masselos, P. Cheung, Y. Andreopoulos, Implementation and Comparison of the 5/3 Lifting 2-D Discrete Wavelet Transform Computation Schedules on FPGAs”, Journal of VLSI Signal Processing Systems, Springer, Special Issue on FPT'06, vol. 51 , Issue 1, pp. 3 – 21, April 2008.

[J24] K. Masselos, N. Voros, “Implementation of Wireless Communications Systems on FPGA based platforms”, EURASIP Journal on Embedded Systems, vol. 2007, Issue 1, pp. 1 – 9, January 2007.

Εμφάνιση όλων των δημοσιεύσεων

ΔΗΜΟΣΙΕΥΣΕΙΣ ΣΕ ΠΡΑΚΤΙΚΑ ΣΥΝΕΔΡΙΩΝ ΜΕ ΚΡΙΤΕΣ

[C65] N. Kavvadias, K. Masselos, “Hardware design space exploration using HercuLeS HLS”, 17th Panhellenic Conference on Informatics (Thessaloniki, Greece), September 2013.

[C64] G. Dimitroulakos, T. Lioris, C. Lezos, K. Masselos, “XMSIM: A tool for early memory hierarchy evaluation”, Conference on Design and Architectures for Signal and Image Processing, - Demo Night (Karlsruhe, Germany), October 2012

[C63] G. Dimitroulakos, C. Lezos, K. Masselos, “MEMSCOPT: A source-to-source compiler for dynamic code analysis and loop transformations”, Conference on Design and Architectures for Signal and Image Processing – Demo Night, (Karlsruhe, Germany), October 2012

[C62] N. Kavvadias, K. Masselos, “Design of fixed-point rounding operators for the latest VHDL standard”, Conference on Design and Architectures for Signal and Image Processing, (Karlsruhe, Germany), October 2012

[C61] V. Giannakopoulou, K. Masselos, “Hardware Performance Analysis of a Parametric Cordic IP”, International Conference on Signals and Electronic Systems, (Wroclaw, Poland), September 2012

[C60] Juergen Becker, Michael Huebner, Timo Stripf, Steven Derrien, Daniel Menard, Olivier Sentieys, Gerard Rauwerda, Kim Sunesen, Nikolaos Kavvadias, Kostas Masselos, George Goulas, Panayiotis Alefragis, Nikolaos S. Voros, Dimitrios Kritharidis, Nikolaos Mitas and Diana Goehringer “From Scilab To High Performance Embedded Multicore Systems – The ALMA Approach”, 15th Euromicro Conference on Digital System Design: Architectures, Methods & Tools, (Izmir Turkey), September 2012

[C59] George Goulas, Panayiotis Alefragis, Nikolaos S. Voros, Christos Valouxis, Christos Gogos, Nikolaos Kavvadias, Grigoris Dimitroulakos, Kostas Masselos, Diana Goehringer, Steven Derrien, Daniel Menard, Olivier Sentieys, Michael Huebner, Timo Stripf, Oliver Oey, Juergen Becker, Gerard Rauwerda, Kim Sunesen, Dimitrios Kritharidis, Nikolaos Mitas “From Scilab to Multicore Embedded Systems: Algorithms and Methodologies”, SAMOS XII International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, (Samos, Greece), July 2012

[C58] Timo Stripf, Oliver Oey, Thomas Bruckschloegl, Ralf Koenig, Michael Huebner, George Goulas, Panayiotis Alefragis, Nikolaos S. Voros, Gerard Rauwerda, Kim Sunesen, Steven Derrien, Daniel Menard, Olivier Sentieys, Nikolaos Kavvadias, Grigoris Dimitroulakos, Kostas Masselos, Diana Goehringer, Thomas Perschke, Dimitrios Kritharidis, Nikolaos Mitas, Juergen Becker “A Flexible Approach for Compiling Scilab to Reconfigurable Multi-Core Embedded Systems”, 7th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, (York, UK), July 2012

[C57] N. Kavvadias, K. Masselos, “Automated synthesis of FSMD-based accelerators for hardware compilation”, IEEE International Conference on Application-specific Systems, Architectures and Processors, (Delft, The Netherlands), July 2012

Εμφάνιση όλων των δημοσιεύσεων

ΚΕΦΑΛΑΙΑ ΒΙΒΛΙΩΝ

[BC9] N. Kavvadias, V. Giannakopoulou, K. Masselos, “FSMD-based hardware accelerators for FPGAs”, in “Embedded Systems – Theory and Design Methodology”, InTech - Open Access Publisher, March 2012.

[BC8] T. Lioris, G. Dimitroulakos, K. Masselos, “XMSIM: EXtensible Memory SIMulator for Early Memory Hierarchy Evaluation”, in “VLSI 2010 Annual Sympοsium Selected Papers” Lecture Notes in Electrical Engineering Vol. 105, edited by N. Voros, A. Mukherjee, N. Sklavos, K. Masselos, M. Huebner, Springer, ISBN 978-94-007-1487-8, 2011.

[BC7] K. Masselos, N. S. Voros, “Protoyping of a Hiperlan/2 Reconfigurable System-on-Chip”, in “System Level Design for Reconfigurable Systems-on-Chip”, edited by N. S. Voros, K. Masselos, Springer, ISBN-10 0-387-26103-6, 2005.

[BC6] K. Masselos, N. S. Voros, “Design Flow for Reconfigurable Systems-on-Chip”, in “System Level Design for Reconfigurable Systems-on-Chip”, edited by N. S. Voros, K. Masselos, Springer, ISBN-10 0-387-26103-6, 2005.

[BC5] K. Masselos, N. S. Voros, “Reconfigurable Hardware Technologies”, in “System Level Design for Reconfigurable Systems-on-Chip”, edited by N. S. Voros, K. Masselos, Springer, ISBN-10 0-387-26103-6, 2005.

[BC4] K. Masselos, N. S. Voros, “Reconfigurable Hardware Exploitation in Wireless Multimedia Communications”, in “System Level Design for Reconfigurable Systems-on-Chip”, edited by N. S. Voros, K. Masselos, Springer, ISBN-10 0-387-26103-6, 2005.

[BC3] K. Masselos, N. S. Voros, “Introduction to Reconfigurable Hardware”, in “System Level Design for Reconfigurable Systems-on-Chip”, edited by N. S. Voros, K. Masselos, Springer, ISBN-10 0-387-26103-6, 2005.

[BC2] K. Tiensyrjä, M. Cupak, K. Masselos, M. Pettissalo, K. Potamianos, Y. Qu, L. Rynders, G. Vanmeerbeeck, N. Voros and Y. Zhang, “SystemC and Ocapi-Xl based System-Level Design for Reconfigurable Systems-on-Chip” in "Advances in Design and Specification Languages for SoCs - Selected contributions from FDL'04" edited by P. Boulet, Springer, ISBN 0-387-26149-4, 2005.

[BC1] K. Masselos, C. E. Goutis, “Power Efficient Synthesis of Sum-of-Products Computations", in “Unified low-power design flow for data-dominated multi-media and telecom applications”, edited by F. Catthoor, Kluwer Academic Publishers, ISBN 0-7923-7947-0, 2000.


ΒΙΒΛΙΑ
  1. Industry and Research Perspectives on Embedded System Design”, to be published by IGI Global. Member of the Editorial Advisory Board
  2. VLSI 2010 Annual Sympsium Selected Papers” Lecture Notes in Electrical Engineering Vol. 105, N. Voros, A. Mukherjee, N. Sklavos, K. Masselos, M. Huebner (Editors), Springer, ISBN 978-94-007-1487-8, 2011.

  3. System Level Design for Reconfigurable Systems-on-Chip”, N. S. Voros, K. Masselos (Editors), Springer, ISBN-10 0-387-26103-6, ISBN-10 0-387-26104-4 (e-book), 2005.


ΕΤΕΡΟΑΝΑΦΟΡΕΣ: 469, (H-Factor = 12)


ΜΕΤΑΦΡΑΣΕΙΣ ΒΙΒΛΙΩΝ
  1. Computer Organization and Design: The Hardware/Software Interface”, D. A. Patterson, J. L. Hennessy, Εκδόσεις Κλειδάριθμος.

  2. Computers as Components: Principles of Embedded Computer System Design”, W. Wolf, Εκδόσεις Νέων Τεχνολογιών.

  3. Compilers: Principles Techniques and Tools”, Second Edition, Alfred V. Aho, Monica S. Lam, Ravi Sethi, Jeffrey D. Ullman, Εκδόσεις Νέων Τεχνολογιών.

ΔΙΑΤΡΙΒΕΣ

ΑΚΑΔΗΜΑΪΚΕΣ ΔΙΑΚΡΙΣΕΙΣ

ΕΡΕΥΝΗΤΙΚΑ ΕΝΔΙΑΦΕΡΟΝΤΑ

ΕΡΕΥΝΗΤΙΚΗ ΣΥΝΕΙΣΦΟΡΑ